reason for ARMv8 EDSCR err bit set

Hi, I'm working on a project which is for debugging cortex-a53 through Jtag interface. The Jtag clock TCK is set to 300kHz which is pretty low, and I can properly read back debug registers such as EDSCR and EDPRSR. EDPRSR is 1 before I issue the