Requirement: Develop a debug layer for new CPU based on DS-5. 1. Basically I want to use jython to develop that, and it could be easily loaded and run on debugger CLT by source command. (e.g. source debug.py). 2. The debugger jython interface enables
↧