Memory protection (MPU) for Interrupts in Cortex M7 core

Hello, my requirement is to implement MPU  (Memory protection) for interrupts in Operating System However, in Cortex – M7 core when any interrupt occurs processor goes to handler mode. And Handler mode is always privileged.  So we