Cortex m0 instruction set cycles

Hello I'm eager to know about Cortex M0 instruction sets . I've write a piece of code :   GPIOA->BSRR=GPIO_PIN_5; GPIOA->BRR=GPIO_PIN_5;   and assembly code is :      // GPIOA->BSRR=GPIO_PIN_5;