hi, as i posted before I'm trying to integrate an adder to my architecture however no body replied so please if anyone succeeded in implementing a hardware design on his FPGA, and of course when i say a hardware design it doesn't include the predefined
↧