Hi all, I am working on OrangePi board. The board configuration is, Quad-Core ARM Cortex-A7, 1.6 GHz 32 KB L1 I-Cache and 32 KB L1 D-Cache per core 512 KB L2-Cache I have few queries related to Cache memory, How to disable L2 cache of Cortex-A7 in
↧