I have a shared memory in DDR --- shared between two separate ARM execution environments (say A and B) in a heterogeneous compute SoC. SW on each execution units (A and B) Reads and Writes to this shared location (imagine a
↧