I2C Slave Controller Verilog IP Core, Parameterized FIFO, APB Bus

The Digital Blocks DB-I2C-S-APB Controller IP Core interfaces an ARM microprocessor via the AMBA APB System Interconnect Fabric to an I2C Bus. The I2C is a two-wire bidirectional interface standard (SCL is Clock, SDA is Data) for transfer of bytes of