Hi at all! I'm working with TI DM3730 (CortexA8 inside) and an external mobile DDR-SDRAM. The startup initialize MMU, L1 Cache and L2 Cache and Flow Prediction. Tests with about 256MiB of data show some data loss when L2 Cache is
↧