Does anyone have experience with this part? The interrupt latency that I measure is more than the 15 cycles that the ARM M0+ documentation specifies as the best case interrupt latency, assuming zero wait state memory. I have simple test code
↧